Senior Staff Analog Mixed-Signal Design and Modelling Engineer

ionq·Oxfordsenior

In short

→Diseñar e integrar circuitos analógicos y mixtos para chips en frío (Cryo-CMOS) en IonQ.
→Modelar chips a múltiples niveles de abstracción para simulación y verificación previa al tape-out.
→Liderar el desarrollo de modelos de sistema que combinan circuitos transistor y comportamiento en Verilog-A/AMS.

Fluent English required for technical collaboration and documentation.

Apply on company site ↗Share on WhatsApp

✓ Free to start✓ Runs in your browser✓ First dossier, no card✓ Ready in ~1 minute

In ~1 minute you get: who interviews you, the likely questions answered from your CV, and your CV tailored to this job. Your first dossier is free.

The questions they'll ask you

1. ¿Cómo decides qué bloques modelar a nivel transistor y cuáles a nivel de comportamiento en un modelo de sistema?

🔒 +7 more questions

No card. Upload your resume and the full dossier is ready in ~1 minute.

🎧Land the interview? Bring the copilot. Our free extension listens to the live interview and flashes 3-4-word anchors from your resume and prep — glance, connect, talk. Get the extension →

💵 USD · Remote · No visa

Not finding what you want? Try Micro1

Micro1 places engineers directly at US companies paying in USD. One vetting, multiple offers — no cold applying.

Get matched by Micro1 →

📬Jobs picked for YOUR resume, every morning on WhatsApp. Free: text “vacantes” and the bot sends your daily matches. Subscribe →

What they ask for

✓Experiencia comprobada en diseño de circuitos analógicos y mixtos en CMOS
✓Habilidades sólidas en simulación y verificación de circuitos
✓Conocimiento avanzado de Verilog-A/Verilog-AMS y SystemVerilog
✓Experiencia en flujo de diseño de ICs desde especificación hasta tape-out
✓Capacidad para integrar bloques en sistema y validar en silicio
✓Experiencia en entornos de diseño en frío (cryo) o aplicaciones cuánticas

Don't tick every box? That's normal — your free dossier shows your gaps and how to cover them in the interview.

CMOSAnalog Mixed-Signal DesignVerilog-AVerilog-AMSSystemVerilogCadence VirtuosoSpectreSynopsys Custom CompilerCalibrePyAEDT

Who should you write to at ionq?

Your free dossier identifies the people who'd interview you — their background, what they value, and how to reach out so you stand out before applying.

About IonQ: IonQ, Inc . [NYSE: IONQ] is the world’s leading quantum platform and merchant supplier - delivering integrated quantum solutions across computing, networking, sensing, and security. IonQ’s newest generation of quantum computers, the IonQ Tempo, is the latest in a line of cutting-edge systems that have been helping customers and partners including Amazon Web Services, and AstraZeneca achieve 20x performance results and accelerate innovation in drug discovery, materials science, financial modeling, logistics, cybersecurity, and defense. In 2025, the company achieved 99.99% two-qubit gate fidelity, setting a world record in quantum computing performance . Headquartered in College Park, Maryland, IonQ has operations in California, Colorado, Massachusetts, Tennessee, Washington, Italy, South Korea, Sweden, Switzerland, Canada, and the United Kingdom. Our quantum computing services are available through all major cloud providers, while we also meet the needs of networking and sensing customers across land, sea, air, and space. IonQ is making quantum platforms more accessible and impactful than ever before. Location: This role is based at our Oxford, England (UK) office, with the option to work a few days a week remotely. Travel: Up to 5% Job ID: 1765 Role: We are looking for a Staff Analog Mixed-Signal Design and Verification Engineer to join our Cryo-CMOS IC team at IonQ Oxford. In this role, you will design analog and mixed-signal blocks from specification through circuit design, simulation, layout, tape-out and silicon validation. You will also own top-level chip integration and modelling as a first-class part of our Cryo-CMOS development flow. In this you will build and maintain the model of the chip that the whole team simulates against, a mixed-abstraction model combining transistor-level circuits with Verilog-A/Verilog-AMS and SystemVerilog real-number behavioural blocks. You will decide which blocks are represented at which level of abstraction, keep the models faithful to the schematics and measured silicon. The full-chip model will then be used to verify the ASICs

Looking for something similar?

Leave your email and we'll alert you when matching jobs appear.

Don't apply unprepared

We research who's interviewing you, tailor your CV and rehearse you live — first one free.